Skip to content

Capacitors Piezoelectric Effect

7 July 2021

How to address vibrations or low audible hums

Technical Note by Denis Lachapelle, P.Eng. and Francis Thiffault, P.Eng, July 2015
Revision by Frédéric Longchamps, Jr.Eng., February 2021


Our experience has shown that it is not a well-known fact that some multilayer ceramic capacitors can exhibit piezoelectric characteristics. This effect occurs in ferroelectric capacitors (class II and III) which possess medium to high dielectric constants such as X5R, X7R, X8R, Y5V, Y5U, and Z5U. The piezoelectric effect can cause the capacitor to vibrate and, if this occurs within audible frequencies (20 Hz to 20 kHz), may cause the capacitor to “sing” and be audible.

Having a capacitor susceptible to piezoelectric effect is not enough to cause the ringing noise since the amplitude caused by it is so small. Multiple condition must be met for it to be loud enough to be heard. Apart from the signal frequency and the capacitor design and construction, the effect is influenced mainly by the DC bias and the ripple amplitude of the signal applied on the capacitor. The PCB itself and the layout also play an important role, in addition to having the possibility that temperature may play a role as well.

This piezoelectric effect can also be reversed. An external mechanical pressure may cause the capacitor to produce a signal in microvolts, therefore, under certain conditions, making the capacitor potentially act as a microphone and capture acoustical noises in its surroundings and insert these in the system.


Depending on the application, this effect may or not be an issue. The piezoelectric effect has no effect on the reliability of the components. However, in certain devices such as amplifier circuits and handheld devices, the noise caused or inserted in the system may become an issue.

We have encountered such an issue in a microphone amplifier circuit. The microphone was powered by a phantom DC and the audio signal was coupled to the amplifier using a 1uF ceramic surface mount capacitor. This was an echo canceller card installed in a PC. The circuit was working perfectly, except that a hard disk noise could be heard even with the microphone isolated. The initial plan involved an inspection of the coupling through the power supply rails, but upon doing this, the board was accidentally bumped and produced a ‘tick’ noise, which alerted us to a mechanical coupling problem. After replacing the 1uF ceramic surface mount capacitor, the issue disappeared.


One manner to reduce the piezoelectric effect is to use through hole capacitors or ones with metal terminations which greatly reduce the vibration by decoupling the movement from the PCB. Capacitors which tend to not produce this effect include tantalum, aluminium electrolytic, C0G and NP0 capacitors.

Another way would be to improve the signal; as the ripple amplitude is directly proportional with the piezoelectric effect, reducing it will diminish the noise. Having a duty cycle closer to 10% or 90%, instead of 50%, will also improve this. A signal frequency outside the audible range would also prevent a user from hearing any ringing.

Finally, the use of a thicker PCB, which resist deformation better than thinner boards, will contribute to the reduction of the effect. Positioning the capacitor on the edge rather than the center of the board should also provide a lesser surface upon which to cause vibrations, therefore reducing the noise. Lastly, laying out the capacitors symmetrically on the top and bottom layers, one on top of the other, should make the deformation of each pair of capacitors cancel each other out.


When using ceramic capacitors in sensitive circuits, precautions should be taken to mitigate the piezoelectric effect, especially when working with high dielectric constant ceramic capacitors such as X7R and ZU5.


  5. R. Nelson and L. Davidson, Electrical noise generated from the microphonic effect in capacitors, 2002 IEEE International Symposium on Electromagnetic Compatibility, Minneapolis, MN, USA, 2002, pp. 855-860 vol.2, doi: 10.1109/ISEMC.2002.1032708.
published by Jane Doe
Share on facebook
Share on twitter
Share on linkedin
Share on email

Related publications

3 July 2021


Why using a ground plane in PCB layouts is best Technical Note by Denis Lachapelle, P. Eng. And Serge Garcia, January 2007Revision by Nancie Berthelet, March 2021 This application note

3 July 2021


Matching the right one to the correct application Technical Note by Denis Lachapelle, P.Eng., February 2010 Revision by Serge Tremblay, March 2021   This application note takes a look at

20 September 2021


We are moving: a new office location in the Greater Montréal Area We are pleased to inform you that we are relocating our offices to a new location within the

18 October 2021


Cysca Technologies launches redesigned website with new refreshed corporate image Cysca is excited to announce the launch of our newly designed website: Through a more user-friendly and easier to

21 March 2022


Cysca Technologies is proud to support the next generation Resolutely looking to the future, Cysca Technologies is proud and very happy to sponsor Ourea, a team of graduating engineering students

11 May 2022


Operational Cybersecurity Cyberattacks today go far beyond the traditional data theft-ransom combo that affects organizational IT. They now also aim to destabilize large parts of the economy, the market and

What challenges can we help you conquer?